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. The first pattern is applied to initialize the output of the gate and the second pattern to detect the fault [5] , [6] . If a stuck-open fault occurs in the n-part (p-part), then the first pattern sets the output to logic ONE (logic ZERO). The second pattern then attempts to provide a low-resistance path between the output and the ground (power supply) through the faulty transistor. In the presence of timing skews or unequal delays along the different paths of the circuit, spurious logic values may occur during transition from the first test pattern to the second test pattern [7] , [8] . These spurious logic values may cause the failure of the test sequence. Robust two-pattern tests have been suggested Manuscript received April 6, 1988; revised March 13, 1989 which avoid this problem. In such sequences, the Hamming distance between the initialization pattern and the second test pattern is unity. Thus the possible intermediate state is avoided, and the sequence does not fail because of timing skews/delays. However, recently it has been shown that the glitches caused by the delays in prior logic can invalidate the two-pattern tests [ll] , [12] . The generation of robust test sequences is a complex process. The requirement of large CPU time makes the test generation costly. It is also possible that a two-pattern robust sequence may not exist for certain faults in a combinational circuit [7] , [8] . Testable design schemes have been proposed [7] - [lo] to overcome these problems. These schemes employ extra transistors in fully CMOS (FCMOS) gates and augment CMOS circuits to detect stuck-open faults. The test-generation complexity for these circuits is less compared to that of FCMOS circuits. However, these augmented circuits also require two-pattern or multipattern test sequences.
In the next section, we identify the conditions under whch the schemes proposed in [7] [lo] . However, the situation is more complex when such timing skews/delays cause a glitch at an input to the gate. For example, consider the circuit shown in Fig. 1 This circuit may be a part of a large combinational block. Consider the operation of t h s circuit under the input patterns shown in Fig. 2 . The voltages at various lines are 0018-9200/89/0800-1055$01.00 01989 IEEE 
A . Failure o j Robust Test Sequences
Before the failure of robust test sequences in the presence of glitches is illustrated, we need to define the terminology used in this paper.
A glitch will be called negutir'e (posit&) if the steadystate voltage level at line/node of interest is logic ONE (logic ZERO) and goes to logic ZERO (logic ONE) momentarily because of the glitch. The presence of a glitch will be denoted by G.
A zero vertex Ov (one cvrtes Iv) is an input vector to a logic gate, which produces an output logic value ZERO (ONE) in the fault-free gate.
A robust test sequeiice is a sequence of two vectors which are different from each other in only one bit position.
To illustrate the failure of robust test sequences in the presence of glitches, consider the CMOS complex gate shown in Fig. 3 The first pattern sets the output node to logic ONE and the second pattern creates a high-impedance state in the presence of the fault, i.e.. T + (1, Z ) .
A positive glitch at node C caused by the prior logic during the second pattern may turn ON the transistor NC momentarily. This will create a low-resistance path from the output to ground. If the glitch is sufficiently wide, the output node may discharge. This effect will appear as
Consequently the test sequence fails to detect the fault. This example shows that any possible robust test sequence may be potentially invalidated. and thus the fault could remain undetected. Similarly, one can show that the negative glitches may cause the failure of all possible robust test sequences for stuck-open faults in the p-part. The reason for the failure of a sequence is the presence of glitches that interfere with the high-impedance state. Hence the failure of a sequence is possible irrespective of the method used for initialization. Such failures are possible not only with two-pattern sequences, but also with multiple-pattern sequences. This result can be formally stated as follows.
Theorem 1: In a FCMOS gate, except in a NOT gate, in at least one part (either the n-part or the p-part), all the FET stuck-open faults may remain undetected in the presence of circuit glitches, even when robust test sequences are used.
It should be noted that if a test sequence remains valid in the presence of glitches for a FET stuck-open fault, then any possible sequence for the dual transistor may be invalidated because of glitches. This is because the FCMOS gate has complementary n-and p-parts. A test sequence remains valid for a stuck-open fault in one part in the case where only one conduction path exists from output to ground/power supply. However, in such a case, there will be more than one conduction path in the dual part from the output node to power supply/ground. Glitches may spuriously switch an undesirable path in the dual part and may cause the failure of the test sequence. This may be stated in the form of a corollary.
Corollary:
It is not possible to have a FCMOS gate, other than an inverter, in which two-pattern or multipattern tests for stuck-open faults are guaranteed to remain valid in the presence of glitches.
B. Failure of Test Patterns in Augmented Gates
References It is reported that only C, changes from T, to T,. Hence, test sequence cannot be invalidated due to timing skews.
It can be shown that the test sequence may fail in presence of a negative glitch. For the circuit of creates a high-impedance state in the presence of transistor P, stuck-open. If a negative glitch occurs at input B while T,' is being applied, the output node may charge to logic ONE. Hence, the sequence will fail to detect the fault. Similarly, it can be shown that the test patterns for any other PFET stuck-open fault also may fail due to negative glitches.
Other testable design schemes [9], [lo] also use two extra MOSFET's to make the CMOS gates testable. However, an extra PMOS and an nMOS transistor are used in series with the p-part and the n-part, respectively. Also, the two transistors are controlled by two separate control signals C , and C,'. Liu and McClusky [ l o ] have used an additional inverter at the output of every gate. However, the purpose of this inverter is just to propagate the fault effect. The designs of both I t can be easily seen that a negative glitch at input B. while T2 is being applied, can charge the output node. Hence the test sequence may fail to detect the PA stuckopen fault in the presence of glitches.
Recently it has been suggested that the invalidation of two-pattern or multipattern tests may be avoided by intentionally increasing the delays in some paths by using some extra transistors [13] . However, due to the use of a highimpedance state in two-pattern sequences, the test still could be invalidated by the presence of glitches.
Reddy c't al. [7] , [8] , indicate the possibility of the failure of two-pattern test sequences due to charge sharing among the internal nodes. The probability of failure of a sequence due to charge sharing among the internal nodes is small. However, such failure is possible. None of the schemes [7] -[lo] for augmenting CMOS gates. however, addresses this problem.
The discussion and the examples given in this section suggest that any possible test sequence may fail to detect CMOS stuck-open faults in the presence of glitches. Reference [ll] shows how to avoid the formation of glitches in some specific cases. In general, however. it would not be feasible to identify every possible glitch and redesign the circuit to avoid all of them. As we have mentioned. the glitches can tie caused by several factors. A test sequence may fail even if it is robust against timing delays. I t is also clear that the available methods to modify the circuits do not make the design robust testable against glitches. An entirely new testing procedure has to be used to avoid this problem. In the next section we consider a new testable design of CMOS gates in which all single stuck-open faults can be detected irrespective of timing skews/delays, glitches, charge sharing among the internal nodes. or any other cause mentioned in the above discussion.
DESIGN OF ROBUST TESTABLE CMOS GATES
In Section I1 it was shown that the two-pattern or multipattern tests could fail in the presence of circuit glitches. The main reason for such test invalidation is the high-impedance state that the last pattern of the test sequence creates at the output. The existing schemes examine the charge at the output during this high-impedance state to determine whether or not the fault is present.
During testing, glitches may violate the high-impedance state and charge/discharge the output node spuriously. Thus, the test sequence may fail to detect the fault. As long as the sequential behavior of the faulty FCMOS gate is used for stuck-open fault detection, glitches could invalidate the test patterns. This implies that the faulty circuit needs to be kept combinational during testing. This further implies that, to avoid such possible test invalidations, a high-impedance state should not be allowed during testing. In other words, a testing procedure which uses single test vectors [14] should be used for the testing of CMOS gates. Such procedures are used for testing nMOS circuits. Below we present a design technique, which allows the detection of a CMOS stuck-open fault by a single test vector.
The proposed scheme allows the testing of the n-part and the p-part separately, thus facilitating the use of a single test vector to detect a stuck-open fault. It requires that the output node of a CMOS gate be connected to the power supply (ground) during the testing of the n-part (p-part). The resistances of these connections should be considerably higher than the ON resistances of the n-part or p-part. In fact, resistance ratios should be made similar to the ratio of load resistance (depletion transistors) to the ON resistance of the network in nMOS gates.
In FCMOS, the n-part and p-parts are complementary to each other. If a vector switches the p-part ON, it switches the n-part OFF and vice versa. Hence, we need to add a p-type transistor T, parallel to the p-part. and an n-type transistor T,, parallel to the n-part. as shown in Fig. 6 . These extra FET's also require two additional control signals, C,, and C,, which keep them OFF during the normal operation but ON during testing. During the normal operation of the circuit. C,, = I and C,, = 0. During testing of the n-part C, = C,, = 0, and during testing of the p-part C,, = C,, = I . This augmentation is shown in Fig. 6 . The dimensions of T,, and T,, should be chosen such that the ON resistances of q, and T,, are considerably higher than the ON resistances of the n-part and the p-part, respectively. When C,, = C, = 0, for example. the gate is essentially transformed to a pseudo nMOS gate [15] . Such pseudo nMOS gates do provide the correct logic operation, except for the obvious disadvantage of power dissipation. In the proposed design. the gate is transformed to a pseudo nMOS gate (pseudo PMOS gate) when testing for stuck-open faults in the n-part (p-part). as shown in Fig. 7 . Therefore, the standard rules in designing pseudo nMOS (pseudo PMOS) type structures can be used to determine the sizes of T, and T,, respectively. A simplified set of rules to determine the sizes of Tp and T, is given in the Proof: The proof of this theorem is constructive. Consider a stuck-open fault in the n-part. The test vector for this fault is C, = C, = 0, and a zero vertex (Ov) covering the interested nMOS transistors. The Ov will turn the p-part OFF. Therefore, the augmented gate will appear as pulldown n-part and pull-up T, (i.e., a pseudo nMOS gate). If a fault is present, it will cause a high-resistance path between the output and the ground. Hence, the output will appear to be logic ONE. If the fault is not present Ov will provide a low-resistance path from the output to the ground. As the ON resistance of T, is considerably higher than the ON resistance of the n-part, the output will appear as logic ZERO. Therefore, a single test vector will detect the fault.
Similarly. it can be shown that C, = C,, = 1 and a lv, covering the interested PMOS transistor, can detect the PMOS stuck-open fault. It should be noticed that only a single test vector is required to detect the fault. The test vector brings the output node to a definite logic level and does not create a high-impedance state. If a glitch appears during testing, the output value may change momentarily. The steady-state value, however, will not be affected. The output voltage will recover after the glitch due to the path through T,, or T,. Hence, the test cannot be invalidated because of timing skews/delays, glitches, or charge sharing among the internal nodes. In the traditional FCMOS designs, however, such a glitch could charge or discharge the output spuriously, and the output will not recover after the glitch because the second pattern creates a hgh-impedance state.
QED.
It is also interesting to see how efficiently one can test an augmented CMOS gate for stuck-open faults. The result is given as follows.
Theorem 3: The functional transistors in an augmented CMOS gate, as shown in Fig. 6 , can be tested for all single stuck-open faults by a sequence of maximal length 2 n , where n is the number of transistors in the unaugmented n-part or the p-part.
Proof: For testing the augmented gate for a stuck-open fault, Ov (for n-part) or a l v (for p-part) is applied. T h s Ov or l v is chosen such that they cover the FET of interest. Generally a number of FET's are covered by a single vector. For the worst case, when only one FET is covered by a vector, we will need at most n test vectors to test one part. Thus, to test the complete gate for all single stuckopen faults, at most 2 n vectors are required.
It should be noted that the additional transistors cannot be tested in this design. However, an open fault in one of these transistors is benign and does not affect the normal circuit operation. Furthermore, single-fault assumption implies that the extra transistors are fault free if a fault exists in the functional part and vice-versa.
Theorem 3 gives an upper bound for the length of the test sequence. In general, the length of the test sequence is much smaller. This is mainly due to the fact that a test vector examines the continuity of a path from the output to the ground/power supply. A number of transistors get tested by a single test vector. For example, the test set for a primitive gate (NAND, NOR, NOT) requires only n + 1 vectors.
IV. DISCUSSION
The major advantage of the CMOS testable design technique presented in Section I11 is that any stuck-open fault can be detected by a single test vector. This reduces the testing time drastically. It reduces the test application time by 50 percent because it requires a single test vector instead of a sequence of two vectors. Furthermore, it eliminates the complexity in test sequence generation. Complexity in generating two-pattern or multipattern sequences is a major cost factor in testing for CMOS stuckopen faults. The complexity and cost associated with generating robust test sequences is even higher.
As only a single pattern is required to test for a given fault, the tests for the augmented gates presented in Section I11 can be generated by simple procedures. All the classical algorithms, such as the D-algorithm and automatic test-pattern generating programs (ATPGs) for nMOS, can generate tests for such augmented gates. The scheme detects the stuck-open faults deterministically and ensures the detection irrespective of the problems identified in [7] , [8], and [ll] . Also, the proposed scheme can be used with random or pseudorandom testing procedures for detecting stuck-open faults. Such test techniques are very inefficient for the detection of stuck-open faults with the traditional FCMOS designs even with the prior testable design techniques. T h s is because the probability of testing a fault depends on two successive vectors. Some of the existing testable design schemes such as those proposed in [7] are not suitable for multilevel circuits. This is mainly due to the problems associated with the propagation of the effect of a fault to the circuit output. The proposed scheme is free from this drawback. As the scheme uses single test vectors and none of the parts is kept intentionally OFF. the effect of a fault is propagated without any problem. In fact, testing of CMOS gates by this procedure is comparable to the testing of nMOS gates. The proposed scheme can be used to implement two or multilevel circuits without any difficulty. To illustrate this. consider the circuit shown in Fig. 8 [7] . Detecting the stuck-open fault in a PFET driven by x requires a three-pattern sequence to avoid test invalidation by circuit delays. The sequence is given in [7] as [AECD] = [1001, 1011, 1010] . However. using the proposed scheme, the same fault can be detected by a single vector [CPCl, 
A disadvantage in the proposed scheme is the slightly higher power dissipation during testing. This, however, is not a significant disadvantage, as it occurs only during testing. Secondly, the scheme requires two additional FET's with two extra control signals. This consumes extra silicon area. However, if we compare the hardware overhead with that of other schemes [7]-[lo] , the proposed scheme requires either comparable or less hardware. Because of connecting two extra transistors to the output, the output capacitance of the gate will increase slightly. However, this change is also quite small and is comparable to that in other schemes [7]-[10] .
The detection of faults in dynamic CMOS logic families has received attention recently [16] . The impact of the proposed design to enhance the fault coverage in dynamic logic gates is presently under investigation. The usefulness of the proposed design technique for the detection of stuck-short faults in CMOS circuits is also under investigation [17] , [18] .
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